


# Visual-Inertial Odometry on Chip: An Algorithm-and-Hardware Co-design Approach


Zhengdong Zhang\*, Amr Suleiman\*, Luca Carlone, Vivienne Sze, Sertac Karaman  
Massachusetts Institute of Technology

## Motivation




Consumer Electronics      Search and Rescue

**Fully-autonomous navigation without a map is essential to these applications**



Goal: Running fully-autonomous navigation without a map LOCALLY

**Challenge: Power and Speed**



Lifting Cameras      1 W  
1 W

Bottle-cap-sized **nano** UAV

Goal      Desktop CPU      Embedded CPU

Keyframe rate > 5 fps      8.4 fps      2 fps


Power < 2 W      28.2 W      2.5 W

Too high power      Too slow

power

**General Purpose Computing not good enough!**

**Low-power Specialized Hardware**



FPGA      ASIC

On-chip compute      1x (Reference)


On-chip Memory      kB – MB

Off-chip Memory      DRAM (GB)

Low power if only use on-chip memory (e.g., 3MB on FPGA)

Standard VIO algorithms do not fit, we need an **algorithm-and-hardware co-design approach**

## Visual Inertial Odometry (VIO) Algorithm



$$\min_x \sum_{(i,j) \in \mathcal{F}} \|r_{\text{IMU}}(x, \Delta \tilde{R}_{ij}, \Delta \tilde{p}_{ij}, \Delta \tilde{v}_{ij})\|^2 + \sum_{k \in \mathcal{L}} \sum_{i \in \mathcal{F}_k} \|r_{\text{CAM}}(x, l_k, u_{ik}^l, u_{ik}^r)\|^2 + \|r_{\text{PRIORITY}}(x)\|^2$$

$x_i = (R_i, p_i, v_i, b_i)$ : state consisting of robot poses, velocities and IMU bias

$x = \{x_{i-h}, x_{i-h+1}, \dots, x_i\}$ : extended state within the smoothing horizon


$r_{\text{IMU}}(x, \Delta \tilde{R}_{ij}, \Delta \tilde{p}_{ij}, \Delta \tilde{v}_{ij})$ : negative log-likelihood of the IMU measurements

$r_{\text{CAM}}(x, l_k, u_{ik}^l, u_{ik}^r)$ : negative log-likelihood of the vision measurements



Process stereo frame

Robust tracking



IMU Preintegration by Forster, et al.

**Vision Frontend**

Process stereo frame

Robust tracking

**IMU Frontend**

Camera Frames      IMU Measurements

Preintegrated IMU Factor

Keyframes      Structureless Projection Factor

Backend



Factor graph based optimization

Output trajectory

3D point cloud

## Algorithm-Hardware Co-design

### Step 1: Specify Performance and Resource Goals



**Battery life, endurance**  
Power  $\leq 2W$

**Form factor**  
Board size, weight

**Accuracy**  
Error  $\leq 25$  cm

**Speed, agility**  
Keyframe rate  $\geq 5$  fps

### Step 2: Define Design Space, $D$

$$D = H \times A \times I \times P$$

**H**  
Hardware choices

desktop-CPU

embedded-CPU

FPGA

ASIC

**A**  
Algorithm choices

Tracking

RANSAC

Relinearization for Marginalization

**I**  
Implementation choices

Streaming

Pipelining

Parallelism

Reduced precision

**P**  
Parameter choices

Max feature num

Template size

Max tracking levels


Intra-keyframe time

Low cost arithmetic

Nr. GN iterations

### Step 3: Explore Design Space

a) Choose a hardware (H):



b) Split  $A \times I \times P$  into  $(A, P_a)$  and  $(I, P_h)$

1) Choose an algorithm  $a$ , and algorithmic parameters  $p_a$  in  $(A, P_a)$  to minimize **power**, while preserving the **error**



2) Choose an hardware implementation  $i$ , and hardware parameters  $p_h$  in  $(I, P_h)$  to re-establish the **speed**

c) Iterate until finding a feasible design

**Iterative Splitting Co-design**

## Co-designing VIO System on Chip

### Reduced Precision of Data Representation



Reduce vision front-end to 16 bits fixed-point for efficient **accuracy vs. memory trade-off**


### Hardware Design Choices

**+**, **X**      **÷**, **✓**

Avoid division and sqrt as much as possible


$$\frac{d}{\sqrt{n}} < s \quad \text{transform} \quad d^2 < s^2 \times n$$

**DIV, SQRT**      **MULT**



Parallelism and pipelining increase speed, but also increase power/resources. Use carefully!

### 5-point RANSAC vs 2-point RANSAC



The vision front-end uses mono-RANSAC to remove outliers in the tracking

#### 5-point RANSAC


- Complicated
- Hardware unfriendly
- 145 iterations

#### 2-point RANSAC (ours)

- Use the **rotation** from the **IMU preintegration**
- Hardware friendly
- 16 iterations

## Co-design Results

Design Goal		Baseline		Design $(a, p)$		Design $(h, a, i, p)$	
Platform		Desktop CPU	Embedded CPU	Desktop CPU	Embedded CPU	FPGA	
<b>Accuracy</b>	$\leq 0.25$	<b>0.15</b>		<b>0.16</b>		<b>0.19</b>	
<b>Front-end Throughput (fps)</b>	$\geq 20$	<b>15.4</b>	<b>3.9</b>	<b>20.8</b>	<b>5.2</b>	<b>20</b>	
<b>Back-end Throughput (fps)</b>	$\geq 5$	<b>8.4</b>	<b>2.0</b>	<b>12.7</b>	<b>2.7</b>	<b>5</b>	
<b>Power (W)</b>	$\leq 2$	<b>28.2</b>	<b>2.5</b>	<b>26.1</b>	<b>2.3</b>	<b>1.5</b>	



VIO complexity breakdown:  
CPU time


back-end (solve), 5.80%

back-end (retract), 0.10%

back-end (marginalize), 1.80%

back-end (linearize), 34.10%

vision front-end, 58.10%



Throughput versus power trade-off for the front-end, obtained by sweeping the clock frequency

Resource	Front-end	Linear Solver	Linearize	Marginalize	Stereo Factors	IMU & Other Factors	State Estimation	Total	Utilization
Memory	1.5 MB	355 KB	0	180 KB	86 KB	15 KB	3 KB	2.1 MB	67.3 %
Block RAM	378	80	0	41	22	4	1	0.5 K	73.5 %
Flip Flops	72 K	5 K	67 K	Shared	n/a	n/a	n/a	144 K	32.4 %
LUTs	111 K	16 K	65 K	Shared	n/a	n/a	n/a	192 K	86.2 %
DSP	607	62	102	Shared	n/a	n/a	n/a	771	53.5 %

