



L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

Acknowledgements:

>Lecture material adapted from R. Katz, G. Borriello, "Contemporary Logic Design" (second edition), Prentice-Hall/Pearson Education, 2005.

>Lecture material adapted from J. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective" Copyright 2003 Prentice Hall/Pearson.



- Combinational logic circuits are memoryless
- No feedback in combinational logic circuits

 Output assumes the function implemented by the logic network, assuming that the switching transients have settled

 Outputs can have multiple logical transitions before settling to the correct value

in

in₁

in_{N-1}





- Sequential circuits have memory (i.e., remember the past)
- The current state is "held" in memory and the next state is computed based the current state and the current inputs
- In a synchronous systems, the clock signal orchestrates the sequence of events





Adding N inputs (N-1 Adders)



Using a sequential (serial) approach



Шiī

Implementing State: Bi-stability



NOR-based Set-Reset (SR) Flipflop





 Flip-flop refers to a bi-stable element (edge-triggered registers are also called flip-flops) – this circuit is not clocked and outputs change "asynchronously" with the inputs

L4: 6.111 Spring 2007

Introductory Digital Systems Laboratory



Making a Clocked Memory Element: Positive D-Latch



- A Positive D-Latch: Passes input D to output Q when CLK is high and holds state when clock is low (i.e., ignores input D)
- A Latch is level-sensitive: invert clock for a negative latch

IIII Multiplexer Based Positive & Negative Latch





2 13	10 D Q 10 L ^E 1.2 CP 1 L1	16						
3		15	OPERATING MODES	INPUTS		OUTPUTS		
	<u>م</u> 20 د2	14		LE _{n-n}	nD	nQ	nQ	
<u>8</u> 4	3D D 0 30	10	data enabled	н	L H	L H	тı	
		11	data latched	L	Х	q	q	
7	40 D 0 40 CP 0 40 L4	9						

7293148

Building an Edge-Triggered Register



- Master-Slave Register
 - Use negative clock phase to latch inputs into first latch
 - Use positive clock to change outputs with second latch

View pair as one basic unit

master-slave flip-flop twice as much logic

Latches vs. Edge-Triggered Register





Bubble here for negative edge triggered register Edge triggered device sample inputs on the event edge

Transparent latches sample inputs as long as the clock is asserted

Timing Diagram:



Behavior the same unless input changes while the clock is high





Clock:

Periodic Event, causes state of memory element to change

memory element can be updated on the: rising *edge*, falling *edge*, high *level*, low *level*

Setup Time (T_{su})

There is a timing "window" around the clocking event during which the input must remain stable and unchanged in order to be recognized Minimum time before the clocking event by which the input must be stable

Hold Time (T_h)

Minimum time after the clocking event during which the input must remain stable

Propagation Delay (T_{cq} for an edge-triggered register and T_{dq} for a latch)

Delay overhead of the memory element

IIII 74HC74 (Positive Edge-Triggered Register)



				TA =	T _A = 25°C SN54HC74		HC74	SN74HC74		
			vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	6	0	4.2	0	5	
f _{clock} Clock frequency		4.5 V	0	31	0	21	0	25	MHz	
			6 V	0	36	0	25	0	29	
		PRE or CLR low	2 V	100		150		125		ns
			4.5 V	20		30		25		
			6 V	17		25		21		
τW	Pulse duration	CLK high or low	2 V	80		120		100		
			4.5 V	16		24		20		
			6 V	14		20		17		
		Data	2 V	100		150		125		ns
			4.5 V	20		30		25		
	Satur time bafara CLK [↑]		6 V	17		25		21		
tsu	Setup time before CLK1	PRE or CLR inactive	2 V	25		40		30		
			4.5 V	5		8		6		
			6 V	4		7		5		
th			2 V	0		0		0		
	Hold time, data after CLK↑		4.5 V	0		0		0		ns
			6 V	0		0		0		

	INP		PUIS		
PRE	CLR	CLK	D	Q	Q
L	н	х	Х	н	L
н	L	х	Х	L	н
L	L	Х	Х	н†	Hţ
н	н	\uparrow	н	н	L
н	н	\uparrow	L	L	н
н	н	L	Х	Q ₀	\overline{Q}_0

D-FF with preset and clear

Introductory Digital Systems Laboratory

The J-K Flip-Flop

		J	n	Q+	Q.
	$\mathbf{R} \qquad \mathbf{Q} \qquad \mathbf{H} \qquad \mathbf{H} \qquad \mathbf{Q} \qquad \mathbf{H} \qquad \mathbf{H} \qquad \mathbf{Q} \qquad \mathbf{H} \qquad $	0	0	Q	Q
		0	1	0	1
		1	0	1	0
J		1	1	Q	Q
K					
Q					
\Q					

Eliminate the forbidden state of the SR Flip-flop

Use output feedback to guarantee that R and S are never both one



J-K Master-Slave Register





Is there a problem with this circuit?

Ilii Pulse Based Edge-Triggered J-K Register Ilii



JK Register Schematic



Ways to design an edge-triggered sequential cell:



 Pulse registers are widely used in high-performance microprocessor chips (Sun Microsystems, AMD, Intel, etc.)
The can have a negative actum time!

The can have a negative setup time!

D Flip-Flop vs. Toggle Flip-Flop

l'Ilii



Introductory Digital Systems Laboratory

Realizing Different Types of Memory Elements

Characteristic Equations

- D: Q+ = D
- J-K: $Q+=J\overline{Q}+\overline{K}Q$
- $T: \qquad Q + = T Q + T Q$

E.g., J=K=0, then Q+ = Q J=1, K=0, then Q+ = 1 J=0, K=1, then Q+ = $\frac{0}{J=1}$, K=1, then Q+ = Q

Implementing One FF in Terms of Another



D implemented with J-K

J-K implemented with D



l'Iii

Excitation Tables: What are the necessary inputs to cause a particular kind of change in state?

Q	Q+	J	Κ	Т	D
0	0	0	Χ	0	0
0	1	1	Χ	1	1
1	0	Χ	1	1	0
1	1	X	0	0	1

Implementing D FF with a J-K FF:

- 1) Start with K-map of Q + = f(D, Q)
- 2) Create K-maps for J and K with same inputs (D, Q)
- 3) Fill in K-maps with appropriate values for J and K to cause the same state changes as in the original K-map









Implementing J-K FF with a D FF:

- 1) K-Map of Q+ = F(J, K, Q)
- 2,3) Revised K-map using D's excitation table its the same! that is why design procedure with D FF is simple!



Resulting equation is the combinational logic input to D to cause same behavior as J-K FF. Of course it is identical to the characteristic equation for a J-K FF.





Register Timing Parameters

 T_{cq} : worst case rising edge clock to q delay $T_{cq, cd}$: contamination or minimum delay from clock to q T_{su} : setup time T_h : hold time

Logic Timing Parameters

T_{logic} : worst case delay through the combinational logic network T_{logic,cd}: contamination or minimum delay through logic network

System Timing (I): Minimum Period





System Timing (II): Minimum Delay









Typical parameters for Positive edge-triggered D Register



all measurements are made from the clocking event that is, the rising edge of the clock

Shift-register

