

# L12: Reconfigurable Logic Architectures



### **Acknowledgements:**

Lecture material adapted from R. Katz, G. Borriello, "Contemporary Logic Design" (second edition), Copyright 2005 Prentice-Hall/Pearson Education.

Frank Honore

### PliT



- Discrete devices: relays, transistors (1940s-50s)
- Discrete logic gates (1950s-60s)
- Integrated circuits (1960s-70s)
   e.g. TTL packages: Data Book for 100's of different parts
- Gate Arrays (IBM 1970s)
  - Transistors are pre-placed on the chip & Place and Route software puts the chip together automatically – only program the interconnect (mask programming)
- Software Based Schemes (1970's- present)
  - Run instructions on a general purpose core
- Programmable Logic (1980's to present)
  - □ A chip that be reprogrammed after it has been fabricated
  - □ Examples: PALs, EPROM, EEPROM, PLDs, FPGAs
  - Excellent support for mapping from Verilog
- ASIC Design (1980's to present)
  - Turn Verilog directly into layout using a library of standard cells
  - □ Effective for high-volume and efficient use of silicon area



# **Reconfigurable Logic**





ШіТ

- Based on the fact that any combinational logic can be realized as a sum-of-products
- PALs feature an array of AND-OR gates with programmable interconnect





- Each input pin (and its complement) sent to the AND array
- OR gates for each output can take 8-16 product terms, depending on output pin
- "Macrocell" block provides additional output flexibility...





# **Cypress PAL CE22V10**





#### **From Lattice Semiconductor**



|   | S <sub>1</sub> | S <sub>0</sub> | Output Configuration      |
|---|----------------|----------------|---------------------------|
| ſ | 0              | 0              | Registered/Active Low     |
| ſ | 0              | 1              | Registered/Active High    |
| ſ | 1              | 0              | Combinational/active low  |
|   | 1              | 1              | Combinational/active high |

0 = Programmed EE bit 1 = Erased (charged) EE bit

 Outputs may be registered or combinational, positive or inverted



## RAM Based Field Programmable Logic - Xilinx





## The Xilinx 4000 CLB





Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

Introductory Digital Systems Laboratory

## 14117

### Two 4-input Functions, Registered Output and a Two Input Function



Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

#### Introductory Digital Systems Laboratory

# **5-input Function, Combinational Output**

![](_page_9_Figure_1.jpeg)

Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

![](_page_10_Picture_0.jpeg)

- N-LUT direct implementation of a truth table: any function of n-inputs.
- N-LUT requires 2<sup>N</sup> storage elements (latches)
- N-inputs select one latch location (like a memory)

![](_page_10_Figure_6.jpeg)

### 14117

## **Configuring the CLB as a RAM**

![](_page_11_Figure_2.jpeg)

![](_page_11_Figure_3.jpeg)

#### **Read is same a LUT Function!**

![](_page_12_Picture_0.jpeg)

## Xilinx 4000 Interconnect

![](_page_12_Figure_2.jpeg)

![](_page_12_Figure_3.jpeg)

Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

![](_page_13_Picture_0.jpeg)

## **Xilinx 4000 Interconnect Details**

![](_page_13_Figure_2.jpeg)

![](_page_13_Figure_3.jpeg)

![](_page_13_Figure_4.jpeg)

![](_page_13_Figure_5.jpeg)

Wires are not ideal!

![](_page_14_Picture_0.jpeg)

## Xilinx 4000 Flexible IOB

![](_page_14_Picture_2.jpeg)

![](_page_14_Figure_3.jpeg)

![](_page_15_Picture_0.jpeg)

## **Add Bells & Whistles**

![](_page_15_Figure_2.jpeg)

![](_page_15_Figure_3.jpeg)

Courtesy of David B. Parlour, ISSCC 2004 Tutorial, "The Reality and Promise of Reconfigurable Computing in Digital Signal Processing"

# The Virtex II CLB (Half Slice Shown)

![](_page_16_Figure_1.jpeg)

Шіт

#### Introductory Digital Systems Laboratory

![](_page_17_Picture_0.jpeg)

## **Adder Implementation**

![](_page_17_Picture_2.jpeg)

![](_page_17_Figure_3.jpeg)

Pliī

# **Carry Chain**

![](_page_18_Picture_2.jpeg)

![](_page_18_Figure_3.jpeg)

Introductory Digital Systems Laboratory

## **Virtex II Features**

![](_page_19_Picture_1.jpeg)

![](_page_19_Figure_2.jpeg)

**Double Data Rate registers** 

![](_page_19_Figure_4.jpeg)

### **Embedded Multiplier**

![](_page_19_Figure_6.jpeg)

### **Digital Clock Manager**

![](_page_19_Figure_8.jpeg)

#### **Block SelectRAM**

Hii

![](_page_20_Figure_0.jpeg)

## **The Latest Generation: Virtex-II Pro**

![](_page_20_Picture_2.jpeg)

![](_page_20_Figure_3.jpeg)

Hardwired multipliers High-speed I/O

**Courtesy Xilinx** 

![](_page_21_Picture_0.jpeg)

## **Altera's New Stratix Architecture**

Pliī

![](_page_21_Figure_3.jpeg)

L12: 6.111 Spring 2007

![](_page_22_Picture_0.jpeg)

![](_page_22_Picture_2.jpeg)

- Technology Mapping: Schematic/HDL to Physical Logic units
- Compile functions into basic LUT-based groups (function of target architecture)

![](_page_22_Figure_5.jpeg)

```
always @(posedge Clock or negedge Reset)

begin

if (! Reset)

q <= 0;

else

q <= (a & b & c) | (b & d);

end
```

# Design Flow – Placement & Route

![](_page_23_Picture_1.jpeg)

Placement – assign logic location on a particular device

![](_page_23_Picture_3.jpeg)

Routing – iterative process to connect CLB inputs/outputs and IOBs. Optimizes critical path delay – can take hours or days for large, dense designs

![](_page_23_Figure_5.jpeg)

Iterate placement if timing not met

Satisfy timing? → Generate Bitstream to config device

Challenge! Cannot use full chip for reasonable speeds (wires are not ideal).

#### Typically no more than 50% utilization.

Introductory Digital Systems Laboratory

![](_page_24_Picture_0.jpeg)

## **Example: Verilog to FPGA**

![](_page_24_Picture_2.jpeg)

![](_page_24_Figure_3.jpeg)

![](_page_25_Picture_0.jpeg)

![](_page_25_Picture_2.jpeg)

### **Logic Emulation**

![](_page_25_Picture_4.jpeg)

![](_page_25_Picture_5.jpeg)

**FPGA-based Emulator** 

(courtesy of IKOS)

### Prototyping

- Ensemble of gate arrays used to emulate a circuit to be manufactured
- Get more/better/faster debugging done than with simulation

### Reconfigurable hardware

- One hardware block used to implement more than one function
- Special-purpose computation engines
  - Hardware dedicated to solving one problem (or class of problems)
  - Accelerators attached to general-purpose computers (e.g., in a cell phone!)

![](_page_26_Figure_0.jpeg)

- FPGA provide a flexible platform for implementing digital computing
- A rich set of macros and I/Os supported (multipliers, block RAMS, ROMS, high-speed I/O)
- A wide range of applications from prototyping (to validate a design before ASIC mapping) to high-performance spatial computing
- Interconnects are a major bottleneck (physical design and locality are important considerations)

"College students will study concurrent programming instead of "C" as their first

computing experience."

-- David B. Parlour, ISSCC 2004 Tutorial