




# L4: Sequential Building Blocks (Flip-flops, Latches and Registers)



**Acknowledgements:** 

>Lecture material adapted from R. Katz, G. Borriello, "Contemporary Logic Design" (second edition), Prentice-Hall/Pearson Education, 2005.

>Lecture material adapted from J. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective" Copyright 2003 Prentice Hall/Pearson.



- Combinational logic circuits are memoryless
- No feedback in combinational logic circuits

 Output assumes the function implemented by the logic network, assuming that the switching transients have settled


 Outputs can have multiple logical transitions before settling to the correct value

in

in₁

in<sub>N-1</sub>






- Sequential circuits have memory (i.e., remember the past)
- The current state is "held" in memory and the next state is computed based the current state and the current inputs
- In a synchronous systems, the clock signal orchestrates the sequence of events






### **Adding N inputs (N-1 Adders)**




### Using a sequential (serial) approach




### Шiī

### **Implementing State: Bi-stability**



# NOR-based Set-Reset (SR) Flipflop






 Flip-flop refers to a bi-stable element (edge-triggered registers are also called flip-flops) – this circuit is not clocked and outputs change "asynchronously" with the inputs

L4: 6.111 Spring 2006

Introductory Digital Systems Laboratory




### Making a Clocked Memory Element: Positive D-Latch



- A Positive D-Latch: Passes input D to output Q when CLK is high and holds state when clock is low (i.e., ignores input D)
- A Latch is level-sensitive: invert clock for a negative latch

### **Multiplexor Based Positive & Negative Latch**






| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ |                    |                   |        |         |        |  |
|--|--------------------|-------------------|--------|---------|--------|--|
| 3 20 0 0 20 15<br>CP                                   | OPERATING<br>MODES | INPUT             | S      | OUTPUTS |        |  |
| L2 a 20 14   |                    | LE <sub>n-n</sub> | nD     | nQ      | nQ     |  |
| 6 3D D Q 3Q 10<br>4 LE3.4 D Q                          | data enabled       | H<br>H            | L<br>H | L<br>H  | H<br>L |  |
| CP<br>L3 0 30 11                                       | data latched       | L                 | Х      | q       | q      |  |
| 7 40 D Q 4Q 9<br>CP 4 <u>a</u> 8<br>L4                 |                    |                   |        |         |        |  |

7293148

# Building an Edge-Triggered Register




- Master-Slave Register
  - Use negative clock phase to latch inputs into first latch
  - Use positive clock to change outputs with second latch

### View pair as one basic unit

master-slave flip-flop twice as much logic

# Latches vs. Edge-Triggered Register






Bubble here for negative edge triggered register Edge triggered device sample inputs on the event edge


*Transparent latches* sample inputs as long as the clock is asserted

**Timing Diagram:** 



Behavior the same unless input changes while the clock is high





Clock:

Periodic Event, causes state of memory element to change

memory element can be updated on the: rising *edge*, falling *edge*, high *level*, low *level* 

### Setup Time (T<sub>su</sub>)

There is a timing "window" around the clocking event during which the input must remain stable and unchanged in order to be recognized Minimum time before the clocking event by which the input must be stable


### Hold Time $(T_h)$

Minimum time after the clocking event during which the input must remain stable

Propagation Delay ( $T_{cq}$  for an edge-triggered register and  $T_{dq}$  for a latch)

Delay overhead of the memory element

# **IIII 74HC74 (Positive Edge-Triggered Register)**



|  |                                   |                | V.    | T <sub>A</sub> = | 25°C | SN54HC74 |     | SN74HC74 |     | UNUT |
|--|-----------------------------------|----------------|-------|------------------|------|----------|-----|----------|-----|------|
|  |                                   |                | Vcc   | MIN              | MAX  | MIN      | MAX | MIN      | MAX | UNIT |
|  |                                   |                | 2 V   | 0                | 6    | 0        | 4.2 | 0        | 5   |      |
| f <sub>clock</sub> Clock frequency     |                                   |                | 4.5 V | 0                | 31   | 0        | 21  | 0        | 25  | MHz  |
|  |                                   | 6 V            | 0     | 36               | 0    | 25       | 0   | 29       |     |      |
|  |                                   |                | 2 V   | 100              |      | 150      |     | 125      |     | ns   |
|  |                                   | PRE or CLR low | 4.5 V | 20               |      | 30       |     | 25       |     |      |
| + D                                    | Pulse duration                    |                | 6 V   | 17               |      | 25       |     | 21       |     |      |
| t <sub>w</sub> P                       | uise duration                     |                | 2 V   | 80               |      | 120      |     | 100      |     |      |
|  | CLK high or low                   | 4.5 V          | 16    |                  | 24   |          | 20  |          |     |      |
|  |                                   |                | 6 V   | 14               |      | 20       |     | 17       |     | 1    |
|  |                                   | Data           | 2 V   | 100              |      | 150      |     | 125      |     | -    |
|  |                                   |                | 4.5 V | 20               |      | 30       |     | 25       |     |      |
| + 0                                    | atus tima bafara CLK <sup>↑</sup> |                | 6 V   | 17               |      | 25       |     | 21       |     |      |
| t <sub>su</sub> Setup time before CLK↑ | PRE or CLR inactive               | 2 V            | 25    |                  | 40   |          | 30  |          | ns  |      |
|  |                                   | 4.5 V          | 5     |                  | 8    |          | 6   |          |     |      |
|  |                                   | 6 V            | 4     |                  | 7    |          | 5   |          |     |      |
|  |                                   |                | 2 V   | 0                |      | 0        |     | 0        |     |      |
| t <sub>h</sub> H                       | łold time, data after CLK↑        |                | 4.5 V | 0                |      | 0        |     | 0        |     | ns   |
|  |                                   |                | 6 V   | 0                |      | 0        |     | 0        |     |      |

|     | INP | ι ουτι     | PUTS |                |                  |
|-----|-----|------------|------|----------------|------------------|
| PRE | CLR | CLK        | D    | Q              | Q                |
| L   | Н   | х          | Х    | н              | L                |
| н   | L   | х          | Х    | L              | н                |
| L   | L   | Х          | Х    | H†             | нt               |
| н   | н   | $\uparrow$ | н    | н              | L                |
| н   | н   | $\uparrow$ | L    | L              | Н                |
| н   | н   | L          | Х    | Q <sub>0</sub> | $\overline{Q}_0$ |

**D-FF** with preset and clear

#### **Introductory Digital Systems Laboratory**

## **The J-K Flip-Flop**

|    |   | J | K | Q+ | Q+ |
|----|---|---|---|----|----|
|    | $\mathbf{K} \longrightarrow \mathbf{R} \qquad \mathbf{Q} \longmapsto$ | 0 | 0 | Q  | Q  |
|    |   | 0 | 1 | 0  | 1  |
|    | 100   | 1 | 0 | 1  | 0  |
| J  |   | 1 | 1 | Q  | Q  |
| K  |   |   |   |    |    |
| Q  |   |   |   |    |    |
| \Q |   |   |   |    |    |


Eliminate the forbidden state of the SR Flip-flop

### Use output feedback to guarantee that R and S are never both one




## **J-K Master-Slave Register**





Is there a problem with this circuit?


# Ilii Pulse Based Edge-Triggered J-K Register Ilii



JK Register Schematic



Ways to design an edge-triggered sequential cell:




 Pulse registers are widely used in high-performance microprocessor chips (Sun Microsystems, AMD, Intel, etc.)
 The can have a negative setup time!

The can have a negative setup time!

# D Flip-Flop vs. Toggle Flip-Flop

l'liī




# Realizing Different Types of Memory Elements

### **Characteristic Equations**

- D: Q+ = D
- J-K:  $Q+=J\overline{Q}+\overline{K}Q$
- $T: \qquad Q + = T Q + T Q$

E.g., J=K=0, then Q+ = Q J=1, K=0, then Q+ = 1 J=0, K=1, then Q+ =  $\frac{0}{J=1}$ , K=1, then Q+ = Q

Implementing One FF in Terms of Another



D implemented with J-K

J-K implemented with D




Шii


Excitation Tables: What are the necessary inputs to cause a particular kind of change in state?

| Q | Q+ | J | Κ | Т                | D |
|---|----|---|---|------------------|---|
| 0 | 0  | 0 | Χ | 0                | 0 |
| 0 | 1  | 1 | Χ | 1                | 1 |
| 1 | 0  | Χ | 1 | 1                | 0 |
| 1 | 1  | Х | 0 | 0<br>1<br>1<br>0 | 1 |

Implementing D FF with a J-K FF:

- 1) Start with K-map of Q + = f(D, Q)
- 2) Create K-maps for J and K with same inputs (D, Q)
- 3) Fill in K-maps with appropriate values for J and K to cause the same state changes as in the original K-map











Implementing J-K FF with a D FF:

- 1) K-Map of Q+ = F(J, K, Q)
- 2,3) Revised K-map using D's excitation table its the same! that is why design procedure with D FF is simple!



Resulting equation is the combinational logic input to D to cause same behavior as J-K FF. Of course it is identical to the characteristic equation for a J-K FF.





### **Register Timing Parameters**


 $T_{cq}: worst case rising edge$ clock to q delay $<math display="block">T_{cq, cd}: contamination or$ minimum delay fromclock to q $<math display="block">T_{su}: setup time$  $T_{h}: hold time$ 

### **Logic Timing Parameters**

T<sub>logic</sub> : worst case delay through the combinational logic network T<sub>logic,cd</sub>: contamination or minimum delay through logic network


# System Timing (I): Minimum Period





# System Timing (II): Minimum Delay










### Typical parameters for Positive edge-triggered D Register



all measurements are made from the clocking event that is, the rising edge of the clock

Shift-register

