



# L11: Major/Minor FSMs



#### **Acknowledgements: Rex Min**



Quiz will be Closed Book Tuesday, March 21, 2006, 7:30pm-9:30pm in 32-155 Covers Problem Sets 1-3, Lectures 1-10 (through Analog), Labs 1-3

## Some of the topics to be covered include

- Combinational Logic: Boolean Algebra, Karnaugh Maps, MSP, MPS, dealing with don't cares
- Latches and Edge Triggered Registers/Flip-flops
  - Understand the difference between latches, registers and unclocked memory elements (e.g., SR-Flip Flop)
  - Different memory types: SR, D, JK, T
  - Understand setup/hold/propagation delay and how they are computed
- □ System Timing (minimum clock period and hold time constraint)
  - Impact of Clock skew on timing
- □ Counters and simple FSMs (understand how the '163 and '393 work)
- FSM design (Mealy/Moore, dealing with glitches)
- Combinational and sequential Verilog coding
  - Continuous assignments, blocking vs. non-blocking, etc.

### □ Tri-states basics

### □ Dealing with glitches

- When are glitches OK?
- How do you deal with glitches in digital system design? (registered outputs, appropriate techniques to gate a clock, etc.)
- Memory Basics
  - Understand differences between DRAM vs. SRAM vs. EEPROM
  - Understand timing and interfacing to the 6264
- □ Arithmetic
  - Number representation: sign magnitude, Ones complement, Twos complement
  - Adder Structures: Ripple carry, Carry Bypass Adder, Carry Lookahead Adder
  - False Paths and Delay Estimation
  - Shift/add multiplier, Baugh-Wooley Multiplier (Twos complement multiplication)


Analog Design

• Basics of ADC and DAC, interfaces






### Consider the following abstract FSM:



- Suppose that each set of states a<sub>x</sub>...d<sub>x</sub> is a "sub-FSM" that produces exactly the same outputs.
- Can we simplify the FSM by removing equivalent states? No! The outputs may be the same, but the next-state transitions are not.
- This situation closely resembles a procedure call or function call in software...how can we apply this concept to FSMs?

# **The Major/Minor FSM Abstraction**







- Subtasks are encapsulated in minor FSMs with common reset and clock
- Simple communication abstraction:
  START: tells the minor FSM to begin operation (the call)
  BUSY: tells the major FSM whether the minor is done (the return)
- The major/minor abstraction is great for...
  - □ Modular designs (always a good thing)
  - Tasks that occur often but in different contexts
  - □ Tasks that require a variable/unknown period of time
  - Event-driven systems



# **Inside the Major FSM**











## **Inside the Minor FSM**













### Good idea: de-assert BUSY one cycle early








# **A Four-FSM Example**







# **Four-FSM Sample Waveform**



