Lecture 13 Digital Circuits (III) CMOS CIRCUITS

Outline


- CMOS Inverter: **Propagation Delay**
- CMOS Inverter: **Power Dissipation**
- CMOS: Static Logic Gates

Reading Assignment:

Howe and Sodini; Chapter 5, Sections 5.4 & 5.5

1. Complementary MOS (CMOS) Inverter

Circuit schematic:



Basic Operation:

$$\begin{array}{cccc} \bullet & V_{IN} = 0 & \Rightarrow & V_{OUT} = V_{DD} \\ & - & V_{GSn} = 0 & (< \mathbf{V_{Tn}}) & \Rightarrow & & \mathbf{NMOS\ OFF} \\ & - & V_{SGp} = V_{DD} & (> - & \mathbf{V_{Tp}}) \Rightarrow & & \mathbf{PMOS\ ON} \end{array}$$

$$\begin{array}{cccc} \bullet & V_{IN} = V_{DD} & \Rightarrow & V_{OUT} = 0 \\ \\ & - & V_{GSn} = V_{DD} \left(> V_{Tn} \right) \Rightarrow & & \textbf{NMOS ON} \\ \\ & - & V_{SGp} = 0 \ \left(< - V_{Tp} \right) \Rightarrow & & \textbf{PMOS OFF} \end{array}$$

No power consumption while idle in any logic state!


2. CMOS inverter: Propagation delay

Inverter propagation delay: time delay between input and output signals; figure of merit of logic speed.

Typical propagation delays: < 100 ps.

Complex logic system has 10-50 propagation delays per clock cycle.


Estimation of t_p: use square-wave at input



Average propagation delay:

$$\mathbf{t_p} = \frac{1}{2} \left(\mathbf{t_{PHL}} + \mathbf{t_{PLH}} \right)$$

Propagation delay high-to-low



During early phases of discharge, NMOS is saturated and PMOS is cut-off.

Time to discharge *half* of charge stored in C_L :.

$$t_{pHL} \approx \frac{\frac{1}{2} \text{charge on C}_{L} @ t = 0^{-}}{\text{NMOS discharge current}}$$

Propagation delay high-to-low (contd.)

Charge in C_L at t=0:

$$\mathbf{Q}_{\mathbf{L}}(\mathbf{t} = 0^{-}) = \mathbf{C}_{\mathbf{L}} \mathbf{V}_{\mathbf{DD}}$$


Discharge Current (NMOS in saturation):


$$\mathbf{I_{Dn}} = \frac{\mathbf{W_n}}{2\mathbf{L_n}} \mu_{\mathbf{n}} \mathbf{C_{ox}} (\mathbf{V_{DD}} - \mathbf{V_{Tn}})^2$$

Then:

$$t_{PHL} \approx \frac{C_L V_{DD}}{\frac{W_n}{L_n} \mu_n C_{ox} (V_{DD} - V_{Tn})^2}$$


Graphical Interpretation





6.012 Spring 2007

Propagation delay low-to-high



During early phases of discharge, PMOS is saturated and NMOS is cut-off.

Time to charge to *half* of final charge on C_L :.

$$t_{PLH} \approx \frac{\frac{1}{2} \text{ charge on C}_{L} @ t = \infty}{\text{PMOS charge current}}$$

Propagation delay high-to-low (contd.)

Charge in C_L at $t=\infty$:

$$\mathbf{Q}_{\mathbf{L}}(\mathbf{t} = \infty) = \mathbf{C}_{\mathbf{L}} \mathbf{V}_{\mathbf{DD}}$$

Charge Current (PMOS in saturation):

$$-\mathbf{I_{Dp}} = \frac{\mathbf{W_p}}{2\mathbf{L_p}} \,\mu_{\mathbf{p}} \mathbf{C_{ox}} \left(\mathbf{V_{DD}} + \mathbf{V_{Tp}} \right)^2$$

Then:

$$t_{PLH} \approx \frac{C_L V_{DD}}{\frac{W_p}{L_p} \mu_p C_{ox} (V_{DD} + V_{Tp})^2}$$


Key dependencies of propagation delay:

- $V_{DD} \uparrow \Rightarrow t_p \downarrow$
 - Reason: V_{DD} ↑ \Rightarrow $Q(C_L)$ ↑, but I_D goes as square ↑
 - Trade-off: V_{DD} ↑ ⇒ more power consumed.
- $L \downarrow \Rightarrow t_p \downarrow$
 - Reason: $L \downarrow \Rightarrow I_D \uparrow$
 - Trade-off: manufacturing cost!

Components of load capacitance C_L:

- *Following logic gates*: must add capacitance of each gate of every transistor the output is connected to.
- *Interconnect wires* that connects output to input of following logic gates
- Own drain-to-body capacitances

$$\mathbf{C_L} = \mathbf{C_G} + \mathbf{C_{wire}} + \mathbf{C_{DBn}} + \mathbf{C_{DBp}}$$



Gate Capacitance of Next Stage

- Estimation of the input capacitance:
 - n- and p-channel transistors in the next stage switch from triode through saturation to cutoff during a high-low or low-high transition
- Requires nonlinear charge storage elements to accurately model
- Hand Calculation use a rough estimate for an inverter


$$C_{in} = C_{ox}(WL)_p + C_{ox}(WL)_n$$

CG for example circuit

$$C_G = C_{ox}(WL)_{p2} + C_{ox}(WL)_{n2} + C_{ox}(WL)_{p3} + C_{ox}(WL)_{n3}$$

Interconnect Capacitance

• "Wires" consist of metal lines connecting the output of the inverter to the input of the next stage




• The p+ layer (i.e., heavily doped with acceptors) under the thick thermal oxide (500 nm = 0.5 mm) and deposited oxide (600 nm = 0.6 mm) depletes only slightly when positive voltages appear on the metal line, so the capacitance is approximately the oxide capacitance:

$$C_{\text{wire}} = C_{\text{thickox}} (W_{\text{m}} * L_{\text{m}})$$

where the oxide thickness = $500 \text{ nm} + 600 \text{ nm} = 1.1 \mu\text{m}$.

For large digital systems, the parasitic wiring capacitance can dominate the load capacitance

Parasitic Capacitance-Drain/Bulk Depletion



Calculation of Parasitic Drain/Bulk Junction Depletion Capacitance

- Depletion $q_J(v_D)$ is non-linear --> take the worst case and use the zero-bias capacitance C_{io} as a linear charge-storage element during the transient.
- "Bottom" of depletion regions of the inverter's drain diffusions contribute a depletion capacitance:

$$C_{JBOT} = C_{Jn}(W_n L_{diffn}) + C_{Jp}(W_p L_{diffp})$$

Where: C_{Jn} and C_{Jp} are the zero-bias bottom capacitance (fF/ μ m²) for the n-channel and p-channel MOSFET drain-bulk junction, respectively.

Typical numbers: C_{Jn} and C_{Jp} are about 0.2 fF/ μ m²

• "Sidewall" of depletion regions of the inverter's drain diffusions make an additional contribution:

$$C_{JSW} = (W_n + 2L_{diffn})C_{JSWn} + (W_p + 2L_{diffp})C_{JSWp}$$

Where: C_{JSWn} and C_{JSWp} are the zero-bias sidewall capacitance (F/ μ m) for the n-channel and p-channel MOSFET drain-bulk junction, respectively.

Typical numbers: C_{JSWn} and C_{JSWp} are about 0.5 fF/ μm

The sum of C_{JBOT} and C_{JSW} is the total depletion capacitance, C_{DB}

Power Dissipation

• Energy from power supply needed to charge up the capacitor:

$$E_{ch} \arg e = \int V_{DD} i(t) dt = V_{DD} Q = V_{DD}^2 C_L$$

• Energy stored in capacitor:

$$E_{store} = 1/2C_L V_{DD}^2$$

• Energy lost in p-channel MOSFET during charging:


$$E_{diss} = E_{ch} \operatorname{arg} e - E_{store} = 1/2C_L V_{DD}^2$$

- •During discharge the n-channel MOSFET dissipates an identical amount of energy.
- •If the charge/discharge cycle is repeated f times/second, where f is the clock frequency, the dynamic power dissipation is:

$$P = 2E_{diss} * f = C_L V_{DD}^2 f$$


In practice many gates do not change state every clock cycle which lowers the power dissipation.

CMOS Static Logic Gates



CMOS NAND Gate

I-V Characteristics of n-channel devices



• Effective length of two n-channel devices is $2L_n$

•
$$K_{neff} = k_{n1}/2 = k_{n2}/2$$
 Recall $k_n = W/L\mu_n C_{ox}$

•Effective width of two p-channel devices is $2W_p$ BUT worst case only one device is on

$$\bullet K_{peff} = k_{p3} = k_{p4}$$

Calculation of static and transient performance for NAND Gate

- $k_{peff} = k_{neff}$ is desirable for equal propagation delays and symmetrical transfer characteristics
- Recall $\mu_n = 2\mu_p$
- Therefore $(W/L)_n = (W/L)_p$ for 2-input NAND gate
- •In general for an M-input NAND Gate

$$\left(\frac{\boldsymbol{W}}{\boldsymbol{L}}\right)_{\boldsymbol{n}} = \frac{\boldsymbol{M}}{2} \left(\frac{\boldsymbol{W}}{\boldsymbol{L}}\right)_{\boldsymbol{p}}$$

What did we learn today?

Summary of Key Concepts

Key features of CMOS inverter:

- No current between power supply and ground while inverter is idle in any logic state
- "rail-to-rail" logic
 - Logic levels are 0 and V_{DD}.
- High $|A_v|$ around the logic threshold
 - \Rightarrow Good noise margins.

CMOS inverter logic threshold and noise margins engineered through W_n/L_n and W_p/L_p .

Key dependencies of propagation delay:

•
$$V_{DD} \uparrow \Rightarrow t_p \downarrow$$

•
$$L \downarrow \Rightarrow t_p \downarrow$$

Power dissipation CV²f Sizing static gates